Hash functions are exploited by many cryptographic primitives that are incorporated in crucial cryptographic schemes and commercial security protocols. Nowadays, there is an active international competition, launched by the National Institute of Standards and Technology (NIST), for establishing the new hash standard, SHA-3. One of the semi-finalists is the JH algorithm. In this paper, two high throughput hardware architectures of the complete JH algorithm are presented. The difference between them is the existence of 3 pipeline stages at the second one. They both are designed to support all the possible versions of the algorithm and are implemented in Xilinx Virtex-4, Virtex-5, and Virtex-6 FPGAs. Based on the experimental results, the proposed architectures outperform the existing ones in terms of Throughput/Area factor, regarding all FPGA platforms and JH algorithm's versions.
INTRODUCTION
Authentication is an indispensable feature of almost all existing cryptographic systems used for securing e-transactions. The authentication procedure is accomplished via cryptographic hash functions by using them as sole authentication modules or incorporated in hash-based authentication mechanisms, like the Hashed Message Authentication Code (HMAC), which is used to produce Message Authentication Codes (MACs) (NIST, 2002) .
Apart from MAC mechanisms, hashes are used in many widely-used security applications, such as IPSec (NIST, 2005b) , Public Key Infrastructure (PKI) (NIST, 2001b) , Secure Electronic Transactions (SET) (Loeb, 1998) , etc. Moreover, digital signature algorithms like DSA that are used for authenticating services like electronic mail, electronic funds transfer, electronic data interchange, data storage etc are based on a critical cryptographic primitive like hash functions. Furthermore, hashing cores are also essential for security in networks and mobile services, as in SSL (Thomas, 2000) , which is a Web protocol for establishing authenticated and encrypted sessions between servers and clients.
Nowadays, one of the most widely used hash algorithms, employed in several security applications and protocols, is SHA-1 (NIST, 2008) . However, in 2005, security issues discovered by Wang et al. (2005) . This attack called into question the practical security of SHA-1 when used in digital signatures and other applications requiring collision resistance. Hence, the adoption of new hash algorithms, such as SHA-2 family, can be considered as a secure solution for the future.
Beyond that, to counter the above issues, the U.S. National Institute of Standards and Technology (NIST), launched an international competition to create an entirely new hash algorithm, which will be called SHA-3 (NIST, 2005a) . The competition's first round included 51 submissions from which 14 advanced to round two on 2009, where a year was allocated for a public review. Based on the review's feedback, NIST selected the five finalists, which are promoted to the on-going third (final) round that is to be finalized at the end of 2012. The third-round candidates are: BLAKE, Grøstl, JH, Keccak, and Skein (NIST, 2005a) .
In this paper, two high-throughput hardware architectures of the JH algorithm are proposed and analytically described. The first one incorporates no pipeline stages while the second one corresponds to a design with three pipeline stages. Beyond that, certain design choices were made targeting high throughput with reasonable area consumption. Both of them are able to perform as any of the four versions of JH (JH-224/256/384/512) and were successfully implemented in Xilinx Virtex-4, Virtex-5 and Virtex-6 FPGAs. The performance metrics that are gathered, including Frequency, Area, and Throughput, show that the proposed architectures outperform the existing ones in terms of Throughput/Area cost factor.
The rest of the paper is organized as follows. Section 2 states the previously published works and Section 3 presents the JH algorithm, as submitted to NIST. In Section 4 the proposed architectures are described in details. The implementation results and the corresponding comparisons are shown in Section 5, while Section 6 concludes the paper.
RELATED WORK
Regarding hardware implementations of the JH algorithm, to the best of authors' knowledge, there are no previously published works dealing with the JH algorithm itself. However, there are several ones performing comparative analyses among either the round-two candidates (Baldwin et al., 2010) ; (Henzen et al., 2010) ; (Tillich et al., 2009 ); ; ; ; (Guo et al., 2010a) ; (Guo et al., 2010b) ; (Kobayashi et al., 2010) , or the round-3 candidates (Kerckhof et al., 2011) ; (Guo et al., 2011) ; (Guo et al., 2012) ; (Jungk, 2011) ; (Homsirikamol et al., 2011); (Tillich et al., 2010) ; (Provelengios et al., 2011) . The above studies include both FPGA and ASIC CMOS implementations.
Specifically, FPGA implementations and results are reported in 10 papers (Baldwin et al., 2010) ; ; ; ; (Guo et al., 2010a) ; (Kobayashi et al., 2010) ; ; (Jungk, 2011); Homsirikamol et al., 2011; Provelengios et al., 2011) .
Apart from (Homsirikamol et al., 2011) and (Provelengios et al., 2011) , all the other works deal with simple implementations without any form of optimization. On the other hand, in (Homsirikamol et al., 2011) pipeline and unrolling investigation takes place. However it is shown that there are quite few benefits from both the above techniques. Regarding (Provelengios et al., 2011) , the pipeline technique is applied, targeting low power desings. Thus, the reported performance results are low.
Finally, it has to be stressed that, in the competition's third round, the JH algorithm is tweaked (denoted as JH42). The difference between those two is that the iterations of the first are 36 (plus the potential needed for initialization or finalization) while the second one's are 42. This work deals with JH42 of round-three, which is considered more efficient for hardware implementation and offers more security margins compared to the previous one (Wu, 2008) .
THE JH ALGORITHM
The hash function family JH, proposed by Hongjun Wu (2008) , includes two main special features: a new compression structure and a generalized AES (NIST, 2001a) design methodology. The latter methodology offers the possibility of easily constructing large block ciphers from smaller components. Obviously, the compression structure is a bijective function implemented as a block cipher with constant key. The family itself consists of four versions, namely the JH-224, JH-256, JH-384, and Jh-512, which are based on the same compression function but produce a hash value of different width (via truncation of the output's bits).
A general diagram of the compression function, F d , is shown in Figure 1 . It uses an internal state, H(i), the size of which is 2 d+2 bits, where the i factor denotes the i-th iteration and d the dimension of a block of bits. A d-dimensional block consists of 2 d 4-bit elements. The starting state, H(0), is versiondependent. In other words, there is a vector, IV, which is appropriately loaded into the state and represents the message digest size.
The input message is portioned to n m-bit blocks, M, through a padding procedure. The compression operates on a message block, M(n). Initially, the block is XORed with the lower half of the 2 d+2 -bit state value. Then, the result is fed in the E d function. The output of E d is then XORed once more with the message block and loaded into the state. If it is the last block of the message or the message is oneblock then the procedure is over and the hash value is in the final state. Otherwise, the procedure is repeated for the next message block.
The E d function is based on the d-dimensional generalized AES methodology and applies Each C (d) r is a 2 b -bit word and is generated as shown in the following equation:
The R d function consists of three consecutive layers: the SBox layer (S), the Linear Transformation layer (L) and the Permutation Layer (P d ).
The SBox layer incorporates two types of 4 × 4-bit S-boxes, namely the S 0 and S 1 . Instead of being simply XORed to the input, every round constant bit selects which S-boxes to be used so as to increase the overall algebraic complexity and thus security. The S 0 and S 1 S-boxes are shown below: 
Finally, the Permutation layer, 
The P d is computed as:
and is shown in the following figure (Figure 4 ). For the considered JH algorithm, d=8. For more details about the JH algorithm, the reader is referred to the submission's documentation (Wu, 2008) . 
PROPOSED ARCHITECTURES
In this section the two proposed architectures are presented and analytically described. In more details, the non-pipelined architecture is described in Sub-section 4.1, while the three-stage one in Subsection 4.2. For clarity reasons, the common parts between them will be presented once.
Non-pipelined Architecture
The first architecture that was designed was the nonpipelined ( Figure 5 ). It includes 7 inputs and two outputs ( Table 2 ). The output hash value is dependent to the selected version of the JH.
A block diagram of the above architecture is presented in Figure 6 . It consists of the Data-path and the Control Unit. 
Data-path
The Data-path includes 7 sub-blocks and a register that holds the input message block for feeding the second XOR.
The Version sub-block has as input the sel_JH_type signal. Based on this, it produces the appropriate 16-bit signal to be expanded to 1024 bits. This expansion is Expand sub-block's responsibility and is accomplished through concatenation with zeros. The Version sub-block's topology is shown in Figure 7 .
Right after Expand sub-block there is a 1024-bit multiplexer which feeds the main computation subblocks with the appropriate data. Actually, this multiplexer is responsible for the feed-back of the hash value when it is needed (multiple blocks).
The main computation sub-blocks are the two XORs and the Compression ones. The XORs are composed by simple XOR gates and are performing as indicated in Section 3. The Compression subblock is the computation's core. It performs the JH compression and, in general, is designed as described in Section 3. It consists of 6 computation modules and a 1024-bit register for Figure 6 : Non-pipelined architecture of the JH algorithm.
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The main difference of the Compression's design compared to the algorithmic description in the previous section is that the Grouping and DeGrouping modules are included in the iteration. This design choice is made in order for the Compression's design to be more robust and impose less routing delay when mapped on the FPGA. The internal topology of the above two modules are no complex and designed as described in algorithm's section (Section 3). The 1024-bit 2to1 multiplexer is used for implementing the feed-back of the output, so as to achieve the iterative process.
The S-BOX module incorporates both S 0 and S 1 S-boxes and its implementation is described in the computation steps of equation 6. There, x i (i = 0 to 3) denotes a 128-bit word, c denotes a 128-bit constant, t a 128-bit temporal word, while ⊕ &, and denote XOR, AND, and NOT gates, respectively. 
The LINEAR sub-block consists of simple XOR gates. Letting a i , b i (i = 0 to 7) denote 128-bit words, the topology is described by equation 7. 
The SBOX and LINEAR modules, due to the fact that consist of simple logic functions, were designed together (combined as one hardware module) using simple logic gates and targeting minimum delay with balanced area after the mapping on the FPGAs. Combining those three, the wire re-arrangement for P d permutation (d = 4), is given by Figure 12 .
The data input CR_ROUND is coming from the Constant Computation Block. This block computes the appropriate constant values for each round.
This computation is chosen to be done in parallel with the Compression computation (on-the-fly). This way, extra registers and control logic for storing and steering the constant values is avoided. Internally, the Constant Computation Block is similar to the Compression module. However, its data width is 256 bits, as imposed by the algorithm. Finilze'n'Decide, and, Output (Figure 13 ). Its design consists of a counter that counts up to 42, registers, and simple logic gates. Initially, the system is in the Idle state and if there is a message block for processing (Start=1) moves to Initiate state where the system remains for one clock cycle. There the selection of the type, the expansion, and the first XORing take place, along with the first iteration of the compression. Then, the system moves to state Compress, where 40 of the iterations are accomplished (40 cycles). At the fortieth iteration the systems moves to Finilize'n'Decide state where the last iteration (42 nd ) takes place along with the last XORing. There, if there is another block of the same message (Multi = 1), then the computation starts again for the second block and the system flips to Initiate. If not (last or one-block message), then the final state of the system is the Output where the hash_value is popped out and the Hash_ready signal is set to 1.
Control Unit
The system's full operation is 42 + 1 (output's steering) = 43 cycles for a 512-bit input message block. In Figure 13 , inside the text boxes next to the states there are the values of some significant control signals. These values are active during the very next clock cycle, after their assignment.
Three-stage Pipelined Architecture
The second proposed architecture, which is concerned as one of the main contributions of this work, is the three-stage pipelined. To achieve the pipeline, two stages of internal (pipeline) registers are inserted in the architecture of Figure 6 , portioning the compression procedure into three separate stages, named Compression 14. Each one of these blocks iterates 14 times (3 × 14 = 42 in total).
To feed the above blocks with the appropriate constant values, two additional Constant Computation blocks were added, separated by registers (Pipe Regs). Beyond that, the 512-bit input block's bus is fed into two additional, consecutive, registers in order to be correctly synchronized with the rest computation.
The internal functionality of both the Compression 14 and the Constant Computation High-throughputHardwareArchitecturesoftheJHRound-threeSHA-3Candidate-AnFPGADesignandImplementation Approach blocks are identical with the ones of the NonPipelined architecture. The same goes for the Version and Expand blocks. The data width is the same as the non-pipelined architecture. Concerning the control of this architecture, the designed Control Unit consists of the same states as before (Figure 13 ). However, it is larger and produces more control signals. Specifically, it includes more combinational logic and three counters, one for every Compression 14 block, that count up to 14. Each one of them is activated and performs during the computation of the corresponding Compression 14 block. Additionally, they produce the sel_round, const_pipe_cntr and const_control control signals. Beyond the above counters, there is one more that is activated only when the current input block is followed by another block of the same message. This counter counts up to three and, in combination with the Multi input signal, produces the sel_feed control signal.
IMPLEMENTATION RESULTS AND COMPARISONS
The proposed architectures of JH hash algorithm were captured in VHDL hardware description language, synthesized, and implemented in FPGA technology using the XST synthesize tool of the Xilinx ISE Design Suite, v.13.1. The correct functionality of the proposed JH cores was, initially, verified through Post-Place and Route (Post-P&R) simulation via the Model Technology's ModelSim simulator. A large set of test vectors, apart from the official known-answer tests (KATs), were used. Thereafter, downloading to actual FPGA boards was performed. Three widely known FPGA families were selected to implement the introduced design, namely the Xilinx Virtex-4 (xc4vlx160-FF1148, -12), Virtex-5 (xc5vfx130t-FF1738, -3) , and Virtex-6 (xc6vlx365t-FF1759, -3). The implementations' correct functionality was verified once again on the board via Xilinx ChipScope tool.
The considered implementation metrics were: Frequency (MHz), Occupied Area (Slices) and Throughput (Mbps). The Throughput metric of our designs, similarly to the existing studies dealing with hardware implementations of the JH, is given by the following equation:
where F and C refer to the frequency and clock cycles of the JH operation, while the #bits denotes the number of data bits that are processed by the algorithm during C cycles. In the following tables the above mentioned performance metrics for the proposed Non-Pipelined (Pro. NP) and Three-Stage Pipelined (Prop. 3P) architectures, along with the corresponding comparisons, are presented per FPGA family. The * and ** next to a reference denote that this metrics concern JH-256 and JH-512, respectively. The other works do not specify the version or the metrics are common for all of them. The comparisons show that the proposed architectures are more efficient in terms of Throughput, compared to almost all existing works. Specifically, there is only one study ) that presents better Throughput results, than those of the proposed Non-Pipelined (NP) architecture. However, this work (along with others indicated in the above tables) considers the JH algorithm's version of the Second Round of the SHA-3 competition (Competition Round's Specifications -C.R. = Round 2 -R2). Our work, on the other hand deals with the JH algorithm's version of the Third Round (C.R. = R3). The latter version includes a few tweaks compared to the one of the Second Round the most crucial of which is the number of the algorithm's iterations. In more details, Second Round's version iterates 35.5 times contrary to the Third Round's one that iterates 42. This number plays a key role to the computation of the Throughput metric because it is used as the denominator of the Throughput fraction of equation 7. For example, this is the reason why the Throughput results of Homsirikamol et al. (2010) are better, compared to the ones of this work, even though our achieved Frequency is higher and the #bits value is equal to 512 for both studies. Overall, the direct comparison among works of different round specifications is not completely fair.
As it can be seen, the proposed NP architecture is the most efficient in terms of Throughput/Area among the other existing works, even from the ones implementing the JH version of Competition's Second Round. Regarding the Three-stage Pipelined (3P) the improvements are greater. 
CONCLUSIONS
In this paper, two high-throughput designs for JH SHA-3 candidate were presented. The difference between them is that the second one included three stages of pipeline, increasing its performance. Implementation and measurements were performed in FPGA boards that showed that the proposed designs outperform in terms of Througput/Area compared to other FPGA implementations of JH algorithm, previously published by academia.
